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1. Introduction      
Biomimetic devices have become more and more important in modern life where 
populations are aging; and the applications of electronic tongue system to water quality and 
environmental monitoring have become a significant field all over the world. Electronic 
tongue system uses sensor arrays and signal processing techniques such as identification, 
classification and recognition for quantitative multi-component analysis and for artificial 
assessment of taste and flavor of various liquids (Cjosek & Wroblewsk, 2007). Ion Sensitive 
Field Effect Transistor (ISFET), an electrochemical and potential type sensor, has served as 
excellent candidate for various electronic tongue applications. 
The ISFET, invented by Bergveld in 1970, is a solid-state device that combines a chemically 
sensitive membrane with a MOS type field-effect transistor (Bergveld, 1970). Due to its small 
size, rapid pH response and rugged solid-state construction, the ISFET exhibits a number of 
advantages over conventional pH-glass electrodes. ISFET has been extensively studied in 
past 36 years (Bergveld, 1991 and 2003; Garde et al., 1995). The current status and trends of 
main ISFET-based research, shown in Fig.1, are (1) single and sensor array applications, (2) 
ISFET micro-system fabrication in a standard CMOS technology, and (3) diversified ISFET-
based biosensor development. For example, the ISFET research topics in Taiwan for the past 
ten years (Yin et al., 2001; Chin et al., 2001; Chung et al., 2004, and 2008) are focused on the 
study of new sensing material, on fabrication technology and device structure development, 
on diversified field applications, on the study and improvement for non-ideal 
characteristics, and on new readout circuit development.  Based on our previous researches, 
the key problems in readout circuit development are due to the inherent characteristics of 
ISFET and to the body effect caused by common substrate of sensor array applications. The 
inherent characteristics of ISFET, like time drift and temperature dependency, cause 
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drawbacks on ISFET continuous-mode monitoring applications. Furthermore, the 
conventional floating-source constant-voltage and constant-current circuit (Caras & Janata, 
1980) in Fig. 2 faces problems including noise interference, requirement of two external 
current sources and body effect. In order to solve the aforementioned problems, this chapter 
focuses on developing a series of improved readout circuit techniques that enhances the 
performance of ISFET and demonstrates their pH sensing capability for environmental 
monitoring. 
 
The current status and main ISFET-based Research
Biosensor developmentMicro-system in a standardCMOS technology
Single and sensor array
applications
Fabrication technology and device design 
Readout circuit development 
Non-ideal characteristics study and compensation 
 
Fig. 1. The current status and main ISFET-based research 
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Fig. 2. A conventional floating source constant-voltage constant-current circuit (Caras & 
Janata, 1980) 
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Section 2 of this chapter explores the main concerns on ISFET device structure, operation 
and its stable signal readout circuit design. A bridge-type floating source circuit is 
developed for ISFET-based single and sensor array applications.  
In order to investigate the performance of readout circuit due to the non-ideal characteristics 
of ISFET such as drift response, Section 3 develops a behavioral macro model for a 
depletion-mode ISFET with a silicon nitride gate insulator.  
Fig. 3 gives a typical measured data for Si3N4-gate ISFET at different pH buffer solutions.  
The temperature dependency may cause around 15% error in pH reading in real 
applications. Section 4 demonstrates and investigates a VTH extractor circuit that provides 
sensitive measurements with improved temperature compensation. This circuit uses Si3N4-
gate ISFET and depletion-type MOSFET sensor pairs that are fabricated on the same wafer.  
Section 5 develops a new readout circuit that improves the performance parameters, 
including stability of readout circuit, dependency of temperature, and wide-usage for sensor 
array applications. A bridge-type floating source circuit with body-effect reduction has been 
developed for capturing more accurate threshold voltage variation which is corresponding 
to different H+ concentrations.  The presented readout circuit interface improves the 
accuracy of pH measurements, while maintaining operation at constant drain-source 
voltage and current condition.  
 
 
Fig. 3. Measured data versus different pH buffer solution with temperature variation. 
2. ISFET operation and its signal readout  
ISFET-based potentiometric transducers have created valuable applications in biomedical 
data acquisition and environmental monitoring. Two basic Si3N4-gate ISFETs are depicted in 
Fig. 4. In Fig. 4(a) is a simple ISFET device structure that is compatible to a standard p-
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substrate CMOS process, while in Fig. 4(b) is an n-substrate/p-well/n-type ISFET which 
have a better performance in sensor array application because of isolated p-well structure. 
 
n+
p-channel stopperSiO2Si3N4
p-substrate
n+
p-channel stopper
SiO2Si3N4
n-substrate
p-well
 
 
Fig. 4. (a) p-substrate/n-type ISFET; (b) n-substrate/p-well/n-type ISFET 
The model of a conventional MOSFET device can also define an ISFET sensor (Bergveld, 
1970) as in (2.1). The only difference is that the threshold voltage of MOSFET is replaced by 
the threshold voltage of ISFET. 
 
( )
21( )
2TH ISFET
DS n ox GS DS DS
W
I C V V V V
L
μ ⎡ ⎤= − −⎢ ⎥⎣ ⎦   (2.1) 
The IDS is drain current, μn is mobility of electron carriers in semiconductor layer, Cox is 
oxide capacitance density,  W/L is device aspect ratio, VGS is gate-source voltage, VDS is 
drain-source voltage, and VTH(ISFET) is the threshold voltage of ISFET.  
With gate region exposed to the chemical solution, the threshold voltage of ISFET changes 
accordingly with the activity of ions in the chemical solution. This electrochemical 
phenomenon is defined by Nernst for single-ion, e.g., hydrogen in (2.2) and (2.3). 
 ( ) ( )TH ISFET TH MOSFET CHEMICALV V V= −   (2.2) 
 ( )lnCHEMICAL i i
i
RT
V E a
n F
= +   (2.3) 
The VTH(ISFET) is a combined outcome of VTH(MOSFET) and VCHEMICAL. The VTH(MOSFET) is 
threshold voltage of inherent MOSFET structure in ISFET, VCHEMICAL is electrochemically 
induced voltage in the threshold voltage of ISFET, Ei is chemical constant, R is gas constant, 
T is absolute temperature in Kelvin, F is Faraday constant, ni is charge of ion i, and ai is ion 
activity of ion i. To include the effect of ion activity to ISFET electrical characteristics, the 
Nernst model is added to the ISFET equation as in (2.4). 
 ( )
( )
1
ln
2TH MOSFET
DS n ox DS GS i i DS
i
W RT
I C V V V E a V
L n F
μ ⎡ ⎤⎡ ⎤= − + + −⎢ ⎥⎢ ⎥⎢ ⎥⎣ ⎦⎣ ⎦
  (2.4) 
When ISFET is connected to a readout circuit, the output voltage VOUT is usually the gate-
source voltage VGS of ISFET. From (2.5), the VGS of ISFET is proportional to the logarithmic 
function of ion activity ai. Hence, the VOUT of readout circuit reflects the ion activity.  
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= + − − +   (2.5) 
In order to monitor the change of ion activity, ISFET should operate in the linear region 
(VDS<VGS-VTH) and should maintain constant voltage constant current mode (CVCC). These 
conditions make the gate-source voltage (VGS) proportional to the internal threshold voltage.  
We developed a more stable bridge-type readout circuit for ISFET pH sensor, shown in 
Fig.5. This circuit provides low drain-source voltage (VDS) to ensure the linear operating 
condition of ISFET and maintain CVCC mode (VDS =0.5V, IDS=100uA) so that the gate-
source voltage, which is the output voltage (OUT) of the circuit, becomes proportional to the 
threshold voltage of ISFET. Hence, the output voltage also becomes proportional with the 
pH concentration of solution. Equations (2.6) to (2.8) show the basic concept of circuit 
operation, where V1 is a voltage drop across R1 and R2. 
 22 1
1 2
DS R
R
V V V
R R
⎡ ⎤= = ⎢ ⎥+⎣ ⎦
  (2.6) 
 13
3
DS
DS R
V V
I I
R
−= =   (2.7) 
 
( )( ) ( )
; 0
GS TH ISFET
RE OUT RE
OUT
OUT V f V f pH
OUT V V V V grounded
OUT V
= = =
= − = =
= −
  (2.8) 
 
Fig. 5. The schematic diagram of ISFET bridge-type readout circuit 
To enhance the signal to noise ratio, the readout circuit incorporated two low pass filters 
(LPF) for removing noise signals from the power supply and the ISFET itself, namely from 
the external electromagnetic field interference or the fluid fluctuation. One LPF is formed by 
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R1, R2 and C1, and the other LPF is provided by R3, R4, RDS and C2. The pass band edge fP is 
set by (2.9): 
 
4 3 2 1 2 1
1 1
2 ( || ) 2 ( || )
P
DS
f
R R R C R R Cπ π= =+   (2.9) 
The ISFET bridge-type readout circuit shown in Fig. 5 can be extended for sensor array 
applications. Instead of using a single ISFET sensor, a parallel configuration of ISFET 
sensors with respective analogue switches in each leg has been designed as in Fig. 6. The 
key concern of this design is the response time and linearity of analogue switches. 
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Fig. 6. The schematic diagram of bridge-type readout circuit for ISFET sensor arrays 
3. Modelling the ISFET drift effects  
For long-term monitoring, the drift effect of ISFET sensor is frequently observed which can 
last up to several hours. Studies have indicated that a drift effect of ISFET limits the 
measurement accuracy and quality of water monitoring.  
Electronic circuit simulation programs such as SPICE (Simulation Program with Integrated-
Circuit Emphasis), which were originally developed for designing and simulating electronic 
circuits, can also be adapted to design silicon-based chemical- and bio-sensors micro-system. 
Researches to model the ISFET was carried out in two main ways: (a) development of 
physical-chemical models (Jamasb et al., 2000; Kuhnhold et al., 2000; Chou et al., 2000) and 
(b) investigation of electronic circuits by SPICE built-in models or macro models (Martinoia 
et al., 1999; Lauwers et al., 2001). In order to include the drift effect of ISFET for circuit 
simulation, we developed a behaviour model which can be used in circuit design using 
SPICE simulator.  
3.1 Drift effect of ISFET 
Based on the CVCC and constant temperature conditions, ISFET drift is defined as the shift 
of dVGS/dt.  Previous works reported that the non-ideal effects of the ISFET are modelled by 
both responses of buried sites and the surface oxidation of silicon nitride (Bousse et al., 1990; 
Kuhnhold et al., 2000). The sensor output signal is influenced by both fast and slow 
responses. The fast time dependence is caused by the surface oxidation of silicon nitride, 
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while the response due to buried sites mainly affects the slow pH response.  So, the effective 
ISFET threshold voltage, VTH*, is given with time dependence by equation (3.1) (Liao, 2000): 
 * (0) ( ) ( )TH TH THFS TDFTV V V t V t= + Δ + Δ   (3.1) 
Where VTH(0) is the original threshold voltage of ISFET at time t=0, ΔVTHFS(t) is the 
contribution of the drift effect by fast and slow responses, and ΔVTDFT(t) is the drift-induced 
threshold voltage variation during the overall time interval of interest. The ΔVTHFS(t) can be 
expressed as (3.2): 
 ( ) (1 ) (1 )
t t
f s
THFSV t fm e sm e
τ τ− −Δ = × − + × −   (3.2) 
Where fm is the maximum shift of threshold voltage due to the fast time response, sm is the 
maximum shift of threshold voltage caused by the slow time response, τf and τs are the time 
constants of fast and slow responses. The typical values for τf and τs are several seconds and 
2 to 3 hours, respectively. In addition, the ΔVTDFT(t) can be modeled by (3.3): 
 ( ) (1 )
t
ov
TDFTV t dm e
τ−Δ = × −   (3.3) 
Where τov is the time constant of overall time interval of interest, and dm is the maximum 
drift during a long period of measurement.  The drift rate can be defined by (3.4): 
       
( )
 
t
TDFT ov
d V t dm
Drift rate e
dt ov
τ
τ
−Δ= =   (3.4) 
Thereby, a constant drift rate of ovdm τ  and a drift rate of 0 mV/hour can be given for t<<τ 
and t→∞, respectively. From equations (3.1) to (3.4), the overall drift-induced threshold 
voltage variation can be concluded in (3.5): 
 [1 exp( )] [1 exp( )] [1 exp( )]
f s d
Toverall
t t t
V fm sm dm
f s ovτ τ τΔ = × − − + × − − + × − −   (3.5) 
In 2000, Chou et al. reported that the drift rate increases as the temperature rises (Chou et 
al., 2000) according to the following relation in (3.6): 
 2, 1 exp( )
T
d Temp T
c
V c
T
Δ = × −   (3.6) 
Where T is the operating temperature, CT1 and CT2 are the coefficients of drift rate against 
temperature for different sensors. The ratio of operating temperature T to room 
temperature, i.e., 25°C is described in (3.7), where driftT is the drift due to temperature 
variation. 
     2
(25 )
exp( )
25
T
THoverall
T c
driftT V
T
− ×= Δ × − ×   (3.7) 
In addition, drift rate is linearly proportional to pH value as described in (3.8): 
 ,d pH pHV c pHΔ = ×   (3.8) 
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Where cpH is the coefficient of drift rate versus pH for different sensors; the ratio of pH to 
pH7 is described as (3.9) 
 
(7 )
(1 )
7
pH
Toverall
c pH
driftpH V
drift
× −= Δ × −   (3.9) 
Where driftpH is the drift rate that changes with pH, and drift7 is the drift rate at pH7. 
Finally, considering the dependence on temperature and pH value, the expression for the 
drift rate is provided in (3.10): 
       * , , 2
7 ,25C
(7 ) (25 )
[1 ] exp [ ]
25
pH
TH Temp pH THoverall T
pH
c pH T
V V c
drift T
× − −⎧ ⎫Δ = Δ × − × −⎨ ⎬⎩ ⎭   (3.10) 
Where ΔVTHoverall is the drift rate at pH=7 and 25°C. 
This study evaluated the n-channel p-well depletion-mode Si3N4-gate ISFET sensor with 
W/L=600μm/15μm and fabricated by the Institute of Electron Technology, Poland. The 
physical layout of this ISFET is provided in Fig. 7(a). Previous research (Martinoia & 
Massobrio, 2000) together with the approach we have formulated in equation (3.10), leads to 
the ISFET equivalent circuit shown in Fig. 7(b). The Eref is the potential of reference 
electrode, CGouy and CHelm are the Gouy-Chapman and Helmholtz capacitances, and Edrift 
models the drift response. The HSPICE-compatible macro model in Fig. 7(b) and Fig. 7(c) 
characterizes the ISFET as two stages: an electronic stage and an electrochemical stage. The 
nodes 1, D, S, and B stand for the reference electrode, drain, source, and bulk connections, 
respectively.  
(a)
(b)
(c)
 
Fig. 7. (a) Physical layout of ISFET sensor, (b) equivalent circuit of the ISFET including drift 
effect, (c) HSPICE-compatible macro model connections 
3.2 Experimental set-up and results 
Based on the physical layout of ISFET sensor in Fig. 7(a), the electrical drain and source 
contacts are not close to the actual transistor drain and source terminals. Thus, a significant 
internal series drain resistance, series source resistance, and parasitic capacitances have to be 
considered.  
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In the following simulations and experiments, the ISFET is biased on a constant drain-source 
voltage of 0.5V and a constant drain current of 100μA (CVCC). The simulations were 
investigated using the developed ISFET macro model with incorporated drift effect, and 
using the designed bridge-type readout circuit mentioned in Section 2. The experiments 
used the standard buffer solutions purchased from Riedel-de Haen (Germany) with pH 
levels from 2 to 12. The measurements were conducted in a temperature-controlled system 
illustrated in Fig. 8. 
 
 
Fig. 8. Experimental set-up 
The rail-to-rail op amp meets the design specifications to serve as a basic building block of 
the proposed bridge-type floating source readout circuit.  The graph in Fig. 9 shows the 
dependence of ISFET source terminal potential over pH range of 2 to 12.  The calculated 
slope for the curve is -46.34mV/pH and it presents a linear function with very high 
correlation coefficient of 0.998. 
 
 
Fig. 9. ISFET readout voltage, VOUT in the pH range of 2 to 12 
In order to evaluate the stability of the same ISFET sensor, the base line drift was measured 
twice using a standard buffer solution of pH 7. The drift rates of ISFET were evaluated after 
initial time of stabilization as a linear change of VGS per time unit, and the drift rate is called 
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the drift coefficient, cd (mV/hr). Fig. 10 shows the time response of ISFET for 18-hour time 
period operated in pH 7 at a controlled temperature of 25°C. The cd values were calculated 
for experimental data after 4 hours of conditioning. The respective cd for Test 1 and Test 2 
are -1.44mV/hr and -1.34mV/hr with a standard deviation of 0.00838.  
 
 
Fig. 10. The stability of ISFET in drift test 
Like the time drift effect, the hysteresis also limits the accuracy of ISFET pH measurements. 
The hysteresis is a good marker to evaluate the reproducibility of the devices. In 
experiments, hysteresis tests are performed by titration in both direction, acidic or basic first 
and then in opposite direction to close the pH loop. Fig. 11 shows the time response of 
ISFET that was conditioned at pH 7 buffer solution and that went through titration with 
direction of pH 7→pH 12→pH 2→pH 7 in 10-minute step. Table 1 provides the parameter of 
Si3N4-gate ISFET for a statistic group of 30 ISFET sensors. The width of hysteresis is the 
difference in the ISFET response at pH 6.0. The results present a good stability and good 
reproducibility of ISFET used. Based on the measurements, we conclude with the ISFET 
specifications in Table 2. 
 
 
Fig. 11. Time response of reproducibility 
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Parameter Range Mean value Standard deviation 
Sensitivity (mV/pH) -45.86~-47.12 -46.34 0.010 
Correlation 0.996~0.9988 - - 
Drift (mV/hr) -0.52~-1.71 -1.10 0.52 
Hysteresis (mV) 9.22~13.0 11.1 2.68 
 
Table 1. Parameter of Si3N4 gate ISFET 
 
Item Range 
Bias condition 0.5V, 100μA 
Temperature 5 ~40°C 
Aspect ratio 600μm/15μm 
Temperature coefficient -0.9±0.5mV/°C 
Drift coefficient -1±0.5mV/hr 
Hystersis 10±5mV 
Sensitivity -46±1mV/pH 
 
Table 2. Specification of ISFET macro model 
The ISFET drift data at room temperature was collected using the designed bridge-type 
readout circuit. The ISFET gate was applied using a commercial Ag/AgCl reference 
electrode immersed in a pH 7 buffer solution. Drift measurements and model parameter 
extraction were performed on a total of eight ISFET devices. The known and extracted 
parameters obtained on four devices, are given in Table 3. The modeled-versus-measured fit 
for an 18-hour time period depicted in Fig. 12 is characterized by an RMS error of 2.2%. 
 
Parameter Extracted value 
fm 37.69mV 
sm 33.28mV 
dm 25.36mV 
CT2 60 
τf 0.01 hour 
τs 2 hour 
τ 16 hour 
 
Table 3. Extracted parameters for drift of Si3N4 ISFET 
Dealing with the correlation of drift rate at different pH buffer solution, the measurement 
was done over a pH range of 2 to 12. The dependence of drift response on pH value between 
modeled and measured fit is shown in Fig. 13. The RMS error is 2.4%. The results show that 
the drift rate becomes larger as pH rises. Fig. 14 presents the measured drift rate at pH 7 as 
temperature varies from 5°C to 35°C. The temperature dependence on drift rate indicates an 
RMS error of 6.6% between modeled and measured fit. 
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Fig. 12. ISFET drift characteristics at pH=7, 25°C 
 
Fig. 13. Dependence of drift response on pH value 
 
Fig. 14. Temperature dependence of drift rate 
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In conclusion, an HSPICE-compatible macro model that considers the drift response of pH 
ISFET has been presented. The modeled-versus-measured fit of the dependence of drift rate 
with long time period, temperature and pH variations present an RMS error of 2.2%, 2.4% 
and 6.6% respectively.  The developed macro model can be adapted to speed up the design 
of silicon-based chemical- and bio-sensor micro-systems. 
4. Temperature dependency of ISFET and its compensation 
We developed a readout circuit that improved the performance of ISFET against non-ideal 
effects such as temperature dependency, time drift and hysteresis. The design concerns were 
also inspired by real application requirements for simpler and lower power consumption of 
the sensing system. Based on the concept of threshold voltage extractor (Wang, 1992), 
shown in Fig. 15, we developed a new ion sensing and interfacing circuitry with 
temperature compensation.  
1:1 mirror
I1
I2
W/L
4xW/L
4xW/L
 
Fig. 15. Four-terminal extractor circuit (Wang, 1992) 
With a 1:1 current mirror in M1 and M2, with specific W/L sizes of M3, M4 and M5, and 
with IDM3 = I1 = IDM4 = IDM5 = I2, the output voltage Vo of extractor circuit yields the 
threshold potential VTH as expressed in equations (4.1) to (4.4). 
 ( )23 1
2
DM n ox REF TH
W
I C V V
L
μ= −   (4.1)    
 ( )
2
4
1
4
2 2
DM n ox TH
W Vo
I C V
L
μ ⎛ ⎞= −⎜ ⎟⎝ ⎠   (4.2) 
 ( )2 21 1(4) ( )
2 2 2
n ox REF TH n ox TH
W W Vo
C V V C V
L L
μ μ− = −   (4.3)  
 o REF THV V V= −   (4.4)    
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Taking advantage of compatible CMOS process, the sensors that include ISFET and 
depletion-type Al-gate DMOSFET devices DM1 and DM2 were fabricated on the same 
wafer. Fig. 16 gives the complete design of a novel readout circuit of ISFET with 
temperature compensation based on the VTH extractor circuits. It consists of blocks (a), (b), 
and (c). Block (a) is the ISFET pH sensing circuit. The gate and the drain of ISFET are 
connected together to make sure that it operates in saturation. The saturation drain-source 
current is set at 50μA because of the stable characteristics of ISFET in this value. With a fix 
drain-source current, the gate-source voltage of ISFET varies directly with its threshold 
voltage in the saturation region according to equation (4.1). As a result, the voltage VISFET is 
proportional with pH levels. However, the voltage VISFET exhibits temperature dependency 
with VISFET = VpH + VTEMP. Block (b) is the DMOSFET temperature sensing circuit. The 
voltage VTEMP is proportional to the temperature value in DMOSFET. Block (c) is the output 
differential stage formed by M12 and M17 and served as subtractor circuit. The common 
temperature dependency of ISFET and DMOSFET is cancelled, and therefore the output 
voltage VCOMP is temperature compensated and is equal only to VpH. Simulation results in 
Fig. 17(a) illustrate the voltage VISFET without temperature compensation and in Fig. 17(b) 
show the voltage VCOMP with temperature compensation. 
(a)
(b)
(c)
VTEMP
VISFET
 
Fig. 16. VTH extractor based readout circuit with temperature compensation 
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Fig. 17. (a) Output voltage without compensation, (b) output voltage with compensation 
5. Body effect and its reduction technique 
We have discussed the readout circuit techniques to improve the performance of ISFET over 
its inherent and non-ideal characteristics such as temperature-dependency and long-term 
time drift effects. To expand the benefits of most CMOS standard technologies, recent works 
have projected to integrate ISFET and interface electronics on the same chip (Wong & White, 
1989; Ravczzi & Conci, 1998; Bausells et al, 1999; Palan et al, 1999; Chin et al, 2001). Because 
of low drift and high mobility properties of carriers, the n-channel ISFET devices are 
generally used. In most of current CMOS processes, the NMOS device is fabricated into a p-
type substrate that is globally and constantly grounded to the most negative supply in the 
system. Thus, the above-mentioned interface circuits suffer from the problem where the 
substrate potential greatly influences the device characteristics in ISFET-based integrations. 
In 2004 Morgenshtein et al. presented a novel technique, which allows body effect 
elimination of readout interface in CMOS ISFET-based micro-systems (Morgenshtein et al, 
2004). However, in this case a portion of the architecture of the ISFET does not have a 
constant current and voltage bias.  
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This section presents our approach of enhancing the accuracy of ISFET measurements using 
a body effect reduction technique while maintaining constant drain-source voltage and 
current. With a differential configuration of amplifier circuit, this design technique generates 
an output signal independent of temperature and long-term drift. In addition, a voltage-
controlled DC offset error compensation circuit modulates the extracted signal to the 
desired DC level for the A/D converter for each sensor. Simulation and experimental results 
demonstrate the effectiveness of the instrumentation system for monolithic ISFET 
integration in CMOS technology. 
5.1 Body effect in ISFETs 
In Complementary MOS (CMOS) technologies, both NMOS and PMOS transistors must be 
fabricated into the same “local substrate”. In current CMOS processes, the NMOS device is 
fabricated into a p-type substrate that is why the substrate potential greatly influences the 
device characteristics. Usually the substrate of NMOS transistors is connected to the most 
negative supply in the system. Thus, in typical MOS operations the S/D junction diodes 
must be reverse-biased. It can be proved that with body effect, the threshold voltage is 
expressed as (5.1) and (5.2):  
 0 ( 2 2 )TH TH F SB FV V Vγ φ φ= + + −   (5.1) 
          0 2
dep
TH MS F
ox
Q
V
C
φ φ= + +   (5.2) 
Where VTH0 is the threshold voltage when there is no body effect, φF is the Fermi potential, γ 
denotes the body effect coefficient, and VSB is the source-bulk potential difference. 
Vout
Ref.el
ISFET
V in
VDD
VSS
IDS
 
Fig. 18. Source-follower readout circuit of ISFET 
Consider the source-follower circuit in Fig. 18. Ignoring the body effect, as the input voltage 
Vin varies, the output voltage Vout closely follows the input variation because the drain 
current remains equal to the IDS. The Kp is device transconductance factor, VDS is drain-
source voltage, and VTH*=VTH –EPH is threshold voltage of ISFET from threshold voltage of 
FET VTH and from interface potential EPH between sensing membrane and buffer solution. 
 
*
*
[( ) ]
2
    [( ) ]
2
DS
DS p GS TH DS
DS
p in out TH DS
V
I K V V V
V
K V V V V
= − −
= − − −
  (5.3) 
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Suppose the substrate is connected to the most negative supply and the body effect is 
significant in Fig. 18 circuit. As Vin increases, Vout becomes more positive and the potential 
difference between the source and the bulk increases. This condition raises the VTH in ISFET. 
Therefore, the equation (5.3) implies that Vin-Vout must increase to maintain a constant IDS. 
Moreover, a non-zero VSB contributes a parasitic change in VTH* that is not due to variation 
of ion concentration. 
 
 
Fig. 19. Vin and Vout of source-follower readout, with and without (w/o) body effect. 
 
 
Fig. 20. Schematic diagram of the body-effect reduction readout interface 
In order to reduce the body effect in ISFET, the circuitry described in Fig. 5 was modified 
with a current mirror as shown in Fig. 20.  The two devices, MISFET and M313, carry equal 
drain currents under the influence of body effect (Wade & Tadokoro, 2002). To simplify the 
analysis, we employ MOSFET in the saturation region. Hence, 
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, , 313
2 2
, , , 313 , 313( ) ( )
DS misfet DS m
p GS misfet TH misfet p GS m TH m
I I
K V V K V V
=
⇒ − = −   (5.4) 
Assume that MISFET and M313 are matched in the same p-type substrate, the extracted 
signal VoutT is equal to the electrolyte-insulator interface potential EPH and is independent 
of the body effect. 
 ( )
, , 313 , , 313
0, , 0, 313 , 313     ( 2 2 ) [ ( 2 2 )]
GS misfet GS m TH misfet TH m
TH misfet f SB misfet f TH m f SB m f
V V V V
EPH VoutS VoutT VoutS
V V V V
VoutT EPH
γ φ φ γ φ φ
− = −
⇒− − − −
= + + − − + + −
⇒ = −
  (5.5) 
In general, single ISFET interface circuits do not offer any degree of compensation for 
temperature dependency or long-term drift.  The body-effect reduction readout interface in 
Fig. 20 accompanies a performance enhancement circuit in Fig. 21. Assume that resistances 
R are perfectly matched with one another and that op amp have infinite CMRR in the 
differential amplifier circuit. With VoutS and VoutT having equal temperature dependency, 
equal long-term drift as well as common noise, the output signal VoutU in (5.6) becomes 
unaffected by temperature, long-term drift and common noise.  
 VoutU VoutT VoutS= −    (5.6) 
 
 
 
 
 
Fig. 21. Differential circuit used for ISFET performance enhancement 
In (5.7) is the output signal VoutV of voltage-controlled DC offset error compensation and 
gain adjustment circuit. The first term generates an output signal that is independent from 
thermal and long-term drift effects, while the second term modulates the extracted signal to 
the desired DC level for the A/D converter of each sensor. 
 1(1 )
b b
c
a a
R R
VoutV VoutU V
R R
= + −   (5.7) 
www.intechopen.com
CMOS Readout Circuit Developments for Ion Sensitive Field Effect  
Transistor Based Sensor Applications  
 
439 
5.2 On-chip circuit implementation and results  
A photomicrograph of the realized bridge-type ISFET readout circuit with band-gap 
reference voltage generator in Fig. 22 was fabricated in Taiwan Semiconductor 
Manufacturing Company using TSMC 0.35 μm CMOS technology. (BFDSF stands for 
bridge-type floating drain source follower). The core die size is around 963 × 892 μm2. Fig.23 
shows the photomicrograph of the total body-effect reduction and performance enhanced 
circuitry (9.1 x 9.1 mm2). 
 
 
Fig. 22. Photomicrograph of the realized BFDSF circuit (963 × 892 μm2) 
 
 
Fig. 23. Photomicrograph of the total body-effect reduction and performance enhanced 
circuitry (9.1 x 9.1 mm2) 
Table 4 depicts the measured bias voltage and current for Al2O3-gate and Si3N4-gate ISFET 
sensors operated from pH 2 to pH 12. The inaccuracy is only 0.2% in the drain current and 
only 0.006% in the drain-source voltage, and is attributed to the process variation on circuit 
resistors. The results show very small variations in the ISFET bias voltage and current and 
prove that the readout circuit maintains a stable operating point with different pH value 
and different sensor. 
www.intechopen.com
 Solid State Circuits Technologies 
 
440 
B o t h          A l 2 O 3 I S F E T            S i 3 N 4 I S F E T
p H        I d s ( μ A )  V d s ( V )  I d s ( μ A )   V d s ( V )  
2 . 0 0 1      1 0 0 . 2       0 . 5 0 5          1 0 0 . 2    0 . 5 0 5
3 . 0 0 7      1 0 0 . 2       0 . 5 0 5          1 0 0 . 2        0 . 5 0 5
4 . 0 0 7      1 0 0 . 2       0 . 5 0 5          1 0 0 . 2        0 . 5 0 5
5 . 0 0 1      1 0 0 . 2       0 . 5 0 5          1 0 0 . 2        0 . 5 0 5
6 . 0 0 6      1 0 0 . 2       0 . 5 0 5          1 0 0 . 2        0 . 5 0 5
7 . 0 0 6      1 0 0 . 2       0 . 5 0 5          1 0 0 . 2        0 . 5 0 5
8 . 0 1 5      1 0 0 . 2       0 . 5 0 5          1 0 0 . 2        0 . 5 0 6
8 . 9 9 9      1 0 0 . 2       0 . 5 0 5          1 0 0 . 2        0 . 5 0 6
1 0 . 0 3 5      1 0 0 . 2       0 . 5 0 5          1 0 0 . 2        0 . 5 0 6
1 1 . 0 1 1      1 0 0 . 2       0 . 5 0 5          1 0 0 . 2        0 . 5 0 6
1 2 . 0 5 0      1 0 0 . 1       0 . 5 0 5          1 0 0 . 2        0 . 5 0 6
 
Table 4. Measurement of bias voltage and current for Al2O3-gate and Si3N4-gate ISFET 
sensors operating in buffer solutions of different pH 
Fig. 24 show the potentials of four terminals in the body-effect reduction circuit over pH 
range of 2 to 12, namely VoutS, VoutT, VoutU and VoutV. Refer to Fig. 20 and Fig. 21. The 
bulk of ISFET was connected to the most negative supply with VSS=-1.65V. The calculated 
slopes for graphs (a), (b), (c), and (d) are -40.06mV/pH, -48.43mV/pH, -8.22mV/pH and       
-50.68mV/pH for terminals VoutS, VoutT, VoutU and VoutV respectively.  The increase of 
slope for curve (b) compared to curve (a) demonstrates the improvement that resulted from 
the reduction of body effect. The experimental data presented here correlates well with the 
simulation data presented in Fig.19.  
 
 
Fig. 24. pH response of ISFET operating in the body-effect reduction circuit with the ISFET 
bulk connected to VSS  
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5.3 On-board prototyping 
Considering the practical applications, Fig. 25 and Fig. 26 give the system diagram and 
initial prototype of pH meter using separate on-board modules for the readout circuit and 
the microcontroller unit (MCU). The calibration and measurement routines are coded inside 
the MPC82G516A MCU. The experimental readings of this pH meter prototype agree with 
that of commercial ISFET pH meter KS701 (Shindengen Co., Japan) and measures from pH2 
to pH12 with 0.1 pH resolution.  
Si3N4-gate 
ISFET 
Sensor 
Readout 
Circuit 
Conditioning 
Circuit 
Analog/Digital 
Converter
(Megawin/ 
MPC82G516A
80C51 micro-controller)
2-point/3-point
Calibration circuit
Display 
Decoder
LCD 
Matrix-dot
Display
(CVCC 
method)
 
Fig. 25. System block diagram of a prototype of pH meter 
 
 
Fig. 26. PCB-based hardware implementation of a pH-meter prototype 
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6. Conclusion and future works 
This chapter explored the characteristics and the non-ideal parameters of ISFET that were 
important to the practical and long-term sensing applications of ISFET. This chapter also 
presented series of improved readout circuit techniques that enhanced the performance of 
ISFET and demonstrated the pH sensing capability of ISFET for environmental monitoring. 
The SPICE-based drift model of ISFET developed in this chapter can be used for further 
ISFET-based sensor interface circuit designs. With the advantage of compatible CMOS 
process and only fewer mask steps, sensor pairs consisting of Si3N4-gate ISFET and 
depletion-type MOSFET were demonstrated in VTH extractor circuit that provided sensitive 
measurements with improved temperature compensation. In addition, the proposed ISFET 
bridge-type CVCC circuitry with body-effect reduction technique not only enhanced the 
noise rejection performance but also removed the interferences from source and drain 
terminals. 
For future works, the multi-ion sensing based on ISFET sensor arrays and their 
corresponding signal processing algorithms such as independent component analysis or 
blind source separation will be continuously studied. In addition, the integrated sensors in a 
standard CMOS process will be further investigated for diversified field applications. 
In conclusion, CMOS technology and circuitry play more important roles on biosensor 
applications especially in the field of sensor interface design and development. The response 
of biosensor can be potential, current and impedance changes. Thus, the systematic and 
hierarchical approaches to develop more advanced electronic tongue using potentiometric, 
amperometric or impedimetric readout circuit techniques should be emphasized through 
the collaboration among academic, industrial and research organizations over the world. 
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